Scientific Instruments GmbH

Roemerstr. 67 | 82205 Gilching/Germany | +49 8105 77940 | info@si-gmbh.de | www.si-gmbh.de

Digital Delay/Pulse Generator

DG645 — Digital delay and pulse generator (4 or 8 channels)



- 4 pulse, 8 delay outputs (opt.)
- <25 ps rms jitter</p>
- Trigger rates to 10 MHz
- Precision rate generator
- · Easy synchronization with 80 MHz mode locked lasers
- Fast transition times
- Ovenized crystal or Rb timebase (opt.)
- Ethernet, GPIB and RS-232 interfaces

DG645 Digital Delay/Pulse Generator -

The DG645 is a versatile digital delay/pulse generator that provides precisely defined pulses at repetition rates up to 10 MHz. The instrument offers several improvements over older designs — lower jitter, higher accuracy, faster trigger rates, and more outputs. The DG645 also has Ethernet, GPIB and RS-232 interfaces for computer or network control of the instrument.

Delay Generator Timing

All digital delay generators measure time intervals by counting cycles of a fast clock (typically 100 MHz). Most digital delay generators also have short programmable analog delays to achieve time intervals with finer resolution than the clock period. Unfortunately, one clock cycle of timing indeterminacy (typically 10 ns) can occur if the trigger is not in phase with the clock.


The DG645 eliminates timing indeterminacy by measuring the timing of triggers with respect to the internal clock and compensating the analog delays. This approach reduces the jitter by about 100× and allows the internal rate generator to operate at any rate — not just a sub-multiple of the clock frequency.

Triggering

The DG645 has many trigger modes. An internal rate generator, with less than 100 ps period jitter, may be set







Front-panel outputs (50 ns/div)

from 100 µHz to 10 MHz with 1 µHz resolution. An external trigger input, with adjustable threshold and slope, can trigger a timing cycle, a burst of cycles, or a single shot. A single shot can be triggered with a key press. A line trigger operates synchronously with the AC mains. A rear-panel trigger inhibit input can disable the trigger or any of the pulse outputs during a timing cycle.

The DG645 supports a number of complex triggering requirements via a trigger holdoff and prescaling feature.


Trigger holdoff sets the minimum time between successive triggers. This is useful if a trigger event in your application generates a significant noise transient that needs time to decay away before the next trigger is generated. Trigger holdoff can also be used to trigger the DG645 at a sub-multiple of the input trigger rate.

Trigger prescaling enables the DG645 to be triggered synchronously with a much faster source, but at a sub-multiple of the original trigger frequency. For example, the DG645 can be triggered at 1 kHz, but synchronously with a mode locked laser running at 80 MHz, by prescaling the trigger input by 80,000. Furthermore, the DG645 also contains a separate prescaler for each front-panel output, enabling each output to operate at a sub-multiple of the trigger rate.

Front-Panel Outputs

There are five front-panel outputs: T₀, AB, CD, EF and GH. The T₀ output is asserted for the duration of the timing cycle. The leading edge of T₀ is the zero time reference. The programmed delays (A, B, C, D, E, F, G and H) are set from 0 s to 2000 s, with 5 ps resolution, to control the timing of the leading and trailing edges of the four pulse outputs.

Each front-panel output can drive a 50 Ω load and has a 50 Ω source impedance. Output amplitudes can be set from 0.5 to 5.0 V,




Combinatorial outputs showing 3 ns, 5 ns and 10 ns pulses with 1 ns transition times (5 ns/div)

and output offsets can range over ± 2 VDC to source virtually any logic level (NIM, ECL, PECL, CMOS, etc.). Output transition times are less than 2 ns at any output amplitude.

Rear-Panel Outputs


Optional rear-panel outputs are available to support diverse applications. Option 01 provides a T₀ output and eight programmed delays (A, B, C, D, E, F, G and H) at 5 V logic levels, with transition times less than 1 ns. Option 02 provides these same outputs but as 30 V, 100 ns pulses with less than 5 ns transition times for timing distribution in high noise environments. Option 03 provides eight combinatorial outputs which deliver one to four pulses at 5 V logic levels with less than 1 ns transition times. Each output has a 50 Ω source impedance.



Timing error vs. programmed delay



DG645 Digital Delay/Pulse Generator



Jitter vs. programmed delay



The standard time base has an accuracy of 5 ppm, and a jitter of 10⁻⁸, which is suitable for many applications. Optional timebases are available for users who require better rate and delay accuracy or reduced rate and delay jitter.

The timing error for a 1 s delay can be as large as 5 µs for the standard timebase, 200 ns for the OCXO timebase, but is only 500 ps for the rubidium timebase (all 1 year after calibration.)

For short delays the jitter is typically 20 ps. However, for a 1 s delay, the standard timebase can contribute up to 10 ns of jitter, while the optional timebases contribute less than 10 ps of additional jitter.

Fast Rise Time Module

The DG645 front-panel outputs have transition times of less than 2 ns. The SRD1 is an accessory, built into an in-line BNC connector, which reduces the rise time of a front-panel output to less than 100 ps. Up to 5 SRD1s can be attached to the front panel to reduce the rise time of all of the outputs.



SRD1 Fast Rise Time Module



DG645 (cover removed) with optional Rb timebase. Rear panel shows the optional eight-channel outputs.

Orderina Information

DG645	Delay/pulse generator
Option 01	Eight delay channels (5 V)
Option 02	Eight delay channels (30 V
Option 03	Combinatorial outputs
Option 04	OCXO timebase
Option 05	Rubidium timebase
SRD1	100 ps rise time module
O645RMS	Single rack mount kit
O645RMD	Dual rack mount kit




Note

More About the Outputs


A timing cycle is initiated by an internal or external trigger. The T₀ output, whose leading edge is the zero-time reference, is asserted 85 ns after the trigger. The delay settings (A, B, C, D, E, F, G and H) determine the timing of the front-panel and rear-panel outputs.

The front-panel outputs have adjustable amplitude, offset, and polarity (non-inverted or inverted).




Front-panel outputs (adjustable)

Option 01 rear-panel outputs provide T₀ and eight delay outputs (A, B, C, D, E, F, G and H) to allow the DG645 to be used as an 8-channel delay generator. The outputs go from 0 to 5V at their programmed delays, and return low 25 ns after the longest delay.




Opt. 01 rear-panel outputs (5 V)

Option 02 rear-panel outputs provide 30 V, 100 ns timing pulses at T₀, A, B, C, D, E, F, G and H. Output amplitudes are reduced to 15 V when driving 50Ω loads.



Opt. 02 rear-panel outputs (30 V)

Option 03 rear-panel outputs provide outputs T_0 , AB, CD, EF, GH (with the same definition as the front-panel outputs), and (AB+CD), (EF+GH), (AB+CD+EF), (AB+CD+EF+GH) which provide two, three, or four pulses per trigger.



Opt. 03 rear-panel combinatorial outputs (5 V)



DG645 rear panel with Opt. 01 outputs



DG645 Specifications

Delays

Channels 4 independent pulses controlled

in position and width. 8 delay channels available as an option

(see Output Options).

0 to 2000 s Range

Resolution 5 ps

Accuracy $1 \text{ ns} + (\text{timebase error} \times \text{delay})$

Jitter (rms)

Ext. trig. to any output $25 \text{ ps} + (\text{timebase jitter} \times \text{delay})$ $15 \text{ ps} + (\text{timebase jitter} \times \text{delay})$ T₀ to any output Trigger delay 85 ns (ext. trig. to T_0 output)

Timebases

Model #	# Type	Jitter (s/s)	Stability (20 to 30 °C)	Aging (ppm/yr)
Std.	crystal	10 ⁻⁸	2×10^{-6}	5
Opt. 4	OCXO	10 ⁻¹¹	1×10^{-9}	0.2
Opt. 5	Rb	10 ⁻¹¹	1×10^{-10}	0.0005

 $10 \,\mathrm{MHz} \pm 10 \,\mathrm{ppm}$, sine $> 0.5 \,\mathrm{Vpp}$, External input

 $1 k\Omega$ impedance

10 MHz, 2 Vpp sine into 50Ω Output

External Trigger

Rate DC to 1/(100 ns + longest delay)

(maximum of 10 MHz)

Threshold ±3.50 VDC

Trigger on rising or falling edge Slope

Impedance $1 M\Omega + 15 pF$

Internal Rate Generator

Trigger modes Continuous, line or single shot

Rate 100 uHz to 10 MHz

Resolution 1 μHz

Same as timebase Accuracy

<25 ps (10 MHz/N trigger rate) Jitter (rms)

<100 ps (other trigger rates)

Burst Generator

Trigger to first T₀

Range 0 to 2000 s

Resolution

Period between pulses

100 ns to 42.9 s Range

Resolution 10 ns

1 to $2^{32}-1$ Delay cycles per burst

Outputs (T₀, AB, CD, EF, and GH)

Source impedance 50Ω Transition time <2 ns

Overshoot $<100 \,\mathrm{mV} + 10 \,\%$ of pulse amplitude

Offset

Amplitude 0.5 to 5.0 V (level + offset < 6.0 V)100 mV + 5% of pulse amplitude Accuracy

General

GPIB (IEEE-488.2), RS-232, and Computer interfaces

Ethernet. All instrument functions

can be controlled through the interfaces. Non-volatile memory Nine sets of instrument configurations

can be stored and recalled.

Power <100 W, 90 to 264 VAC, 47 Hz to 63 Hz

 $8.5" \times 3.5" \times 13"$ (WHD) Dimensions

Weight

One year parts and labor on defects Warranty

in materials & workmanship

Output Options

Option 01 (8 Delay Outputs on Rear Panel)

T₀, A, B, C, D, E, F, G and H Outputs (BNC)

Source impedance 50Ω Transition time <1 ns Overshoot $< 100 \, mV$

+5 V CMOS logic Level

Pulse characteristics

Rising edge At programmed delay Falling edge 25 ns after longest delay

Option 02 (8 High-Voltage Delay Outputs on Rear Panel)

Outputs (BNC) T₀, A, B, C, D, E, F, G and H

Source impedance 50Ω Transition time $<5 \,\mathrm{ns}$

Levels 0 to 30 V into high impedance

0 to 15 V into 50Ω

(amplitude decreases by 1 %/kHz)

Pulse Characteristics

Rising Edge At programmed delay Falling Edge 100 ns after the rising edge

Option 03 (Combinatorial Outputs on Rear Panel)

Outputs (BNC) T_0 , AB, CD, EF, GH, (AB+CD),

(EF+GH), (AB+CD+EF),

(AB+CD+EF+GH)

Source impedance 50Ω Transition time <1 ns

Overshoot $<100 \,\mathrm{mV} + 10 \,\%$ of pulse amplitude

Pulse characteristics

T₀, AB, CD, EF, GH Logic high for time between delays

(AB+CD), (EF+GH) Two pulses created by the logic OR

of the given channels

(AB + CD + EF)Three pulses created by the logic OR

of the given channels

(AB+CD+EF+GH)Four pulses created by the logic OR

of the given channels

Option SRD1 (Fast Rise Time Module)

Rise time $< 100 \, ps$ Fall time <3 ns Offset 0.8 V to 1.1 V Amplitude $0.5\,\mathrm{V}$ to $5.0\,\mathrm{V}$

 50Ω Load

